APEmille project

From APEWiki
Revision as of 08:11, 5 October 2006 by Biagioni (talk | contribs)
Jump to navigationJump to search

APEmille

A PARALLEL PROCESSOR IN THE TERAFLOPS RANGE

This document describes APEmille, a 3-D SIMD scalable parallel processor in the Teraflop range. This machine is very efficient for LGT simulations as well as for a broader class of numeric applications requiring massive intensive floating point computations.

1. Architectural Overview 2. Topology



2. Topology 3. Processing Board 4. Processing Node 5. Tmille 6. Jmille 7. Cmille 8. PB interconnections 9. Memory 10. Software