Main Page

From APEWiki
Revision as of 22:10, 9 April 2016 by Lonardo (talk | contribs) (APE Group Projects)
Jump to: navigation, search

'This is the Wiki of the Ape logo medium.png APE Project in Rome'

APE is an Logo-infn.pngINFN experiment.

Since 1984, the APE (Array Processor Experiment) group has designed four generations of massively parallel super-computers based on custom VLIW processors dedicated to Theoretical Physics, mainly High Energy Physics.
Overview of the APE Architecture

3d-mesh.png

Publications and Talks

APE Group Projects

Here we collect past and present APE Group projects:

  • The Exanest project (2015-2018).
  • The NaNet project (2013-2017).
  • The APEnet+ project (2009-2016).
  • The QUonG initiative (2011-2014).
  • The EURETILE project (2010-2014).
  • The SHAPES project (2006-2010).
  • The APEnet (formerly Apelink) project (2003-2006).
  • The apeNEXT project (2001-2006).
  • The APEmille project (1995-2000).
  • The APE100 project (1989-1994).
  • The first APE project (1984-1988).

APE Group activities in Roma

  • EURETILE, the FET funded project investigating and implementing brain-inspired foundational innovations to the system architecture of massively parallel tiled computer architectures and the corresponding programming paradigm. The INFN Roma APE group is mainly involved in the activities of the EURETILE_HW working group.
  • CASTNESS'11 Workshop: Computing Architectures,Sw tools and nano-Technologies for Numerical and Embedded Scalable Systems 17th-18th January 2011 in Roma - Italy.
  • The QUonG (Lattice QCD on GPUs) initiative.
  • APEng, i.e. ideas and facts about next generation APE project.
  • The apeNEXT Computing Center. The INFN Roma APE group has contributed to the project design of the facility, installed all of the system and network appliances, maintains the software and execution environment.
  • EU Integrated Project SHAPES. The INFN Roma APE group is mainly involved in the activities of the SHAPES_HW working group.
  • CASTNESS'08 Workshop and School: Computing Architectures and Sw Tools for Numerical Embedded Scalable Systems 15th-18th January 2008 in Roma - Italy.


Thesis avalaible