Difference: WebHome (32 vs. 33)

Revision 332010-08-05 - TWikiAdminUser

Line: 1 to 1
 

Scalable Software Hardware computing Architecture Platform for Embedded Systems

Changed:
<
<
Welcome to the ShapesPublic web-site: the public dissemination area for all partners of the SHAPES project. The following link points to the Shapes private web site.

CastNess08 15-16-17-18 January 2008 Roma Workshop and school

>
>
Welcome to the ShapesPublic web-site: the public dissemination area for all partners of the SHAPES project. The following link points to the Shapes private web site.

CastNess08 15-16-17-18 January 2008 Roma Workshop and school

 
Changed:
<
<

CastNess07 15-17 January 2007 Roma Workshop and School

>
>

CastNess07 15-17 January 2007 Roma Workshop and School

 
  • View the presentations delivered at CastNess07: Computer Architectures and Software Tools for Numerical Embedded Scalable Systems Workshop and School
  • download the CastNess'07 Flyer
Changed:
<
<

SHAPES Public Deliverables, plus Papers and Conference Presentations

>
>

SHAPES Public Deliverables, plus Papers and Conference Presentations

 proceed to ShapesDissemination
Changed:
<
<

FET-ACA 2008 REVIEW: AETHER, SARC, SHAPES PROJECTS

>
>

FET-ACA 2008 REVIEW: AETHER, SARC, SHAPES PROJECTS

 
Changed:
<
<

Abstract

There is no processing power ceiling for the demand of low consumption, low cost, dense DSP for future embedded audio, video, human-centric applications. Nanoscale systems on chip will integrate billion-gate designs. The challenge is to find a scalable HW/SW design style for future CMOS technologies. The main problem is wiring, which threats Moore’s law. Future computing architectures for Embedded DSP and Control are strategic and deserve adequate research efforts. Tiled architectures suggest a possible HW path: “small” processing tiles connected by “short wires”.

>
>

Abstract

 
Added:
>
>
There is no processing power ceiling for the demand of low consumption, low cost, dense DSP for future embedded audio, video, human-centric applications. Nanoscale systems on chip will integrate billion-gate designs. The challenge is to find a scalable HW/SW design style for future CMOS technologies. The main problem is wiring, which threats Moore’s law. Future computing architectures for Embedded DSP and Control are strategic and deserve adequate research efforts. Tiled architectures suggest a possible HW path: “small” processing tiles connected by “short wires”.
  Tiled Architectures will cover a significant share of 10+ year embedded applications. SHAPES will set a new density record with multi-Teraops single-board computers and multi-Petaops systems, and will be based on a groundbreaking HW/SW architecture paradigm. The heterogeneous SHAPES tile is composed of a VLIW floating-point DSP, a RISC, on chip memory, and a network interface. It includes a few million gates, for optimal balance among parallelism, local memory, and IP reuse on future technologies. The SHAPES routing fabric connects on-chip and off-chip tiles, weaving a distributed packet switching network. 3D next-neighbours toroidal engineering methodologies will be used for off-chip networking and maximum system density.
Deleted:
<
<
 The SW challenge is to provide a simple and efficient programming environment. SHAPES will investigate a layered system software, which does not destroy algorithmic and distribution info provided by the programmer and is fully aware of the HW paradigm. For efficiency and Quality of Service, the system SW manages intra-tile and inter-tile latencies, bandwidths, computing resources, using static and dynamic profiling. The SW accesses the on-chip and off-chip networks through a homogeneous interface. The same HW and SW interface is adopted for integration with signal acquisition and reconfigurable logic tiles.
Deleted:
<
<
 Hereafter the members and main roles of the partners of the SHAPES consortium:
  • ATMEL Roma (co-ordinating partner) RISC+VLIW Processing Tile;
  • ETH Zurich Distributed Operation Layer;
Line: 44 to 39
 
  • PIE and MEDCOM: Ultrasound Scanners;
  • University of Roma 1 "Sapienza": Deep Submicron Back-end
Added:
>
>
Contact person: Pier Stanislao Paolucci – SHAPES Coordinator – ATMEL Roma Technology Director and INFN Roma (part-time) Permanent Staff Researcher for e-mail use pier.paolucci"upon"roma1.infn.it or pier.paolucci"upon"atmel.com
 
Added:
>
>

Europan IST Grant

 
Changed:
<
<
Contact person: Pier Stanislao Paolucci – SHAPES Coordinator – ATMEL Roma Technology Director and INFN Roma (part-time) Permanent Staff Researcher for e-mail use pier.paolucci"upon"roma1.infn.it or pier.paolucci"upon"atmel.com
>
>
SHAPES: Scalable Software Hardware Architecture Platform for Embedded Systems is a European Integrated Project funded under IST Future Emerging Technologies –Advanced Computing Architecture. Shapes Project started on January 2006.
 
Changed:
<
<

Europan IST Grant

SHAPES: Scalable Software Hardware Architecture Platform for Embedded Systems is a European Integrated Project funded under IST Future Emerging Technologies –Advanced Computing Architecture. Shapes Project started on January 2006.
>
>

 
Deleted:
<
<


 
 
This site is powered by the TWiki collaboration platformCopyright © by the SHAPES collaboration. All material on this collaboration platform is the property of the SHAPES project partners.
Ideas, requests, problems regarding TWiki? Send feedback